

## UNITED STATES PATENT AND TRADEMARK OFFICE

i).

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS POLESS (140)

PO Box 1450 Alexandra, Vingma 22313-1450 www.uspto.gov	
--	--

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO	CONFIRMATION NO.	
09 927,368	08 13 2001	Hisaya Mori	50090-332	4507	
7	08.07.2003				
McDERMOTT, WILL & EMERY			EXAMINER		
600 13th Street, N.W. Washington, DC 20005-3096			CHAN, EMILY Y		
			ART UNIT	PAPER NUMBER	
			2829		

DATE MAILED: 08/07/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

(		Application No.	pplicant(s)			
Office Action Summary		09/927,368	MORI ET AL.			
		Examiner	Art Unit			
		emily y chan	2829			
Period fo	- The MAILING DATE of this communication app r Reply	ears on the cover sheet with the c	orrespondence address			
THE N - Exten after S - If the - If NO - Failur - Any re	DRTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1.13 GIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, apply received by the Office later than three months after the mailing dipatent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONEE date of this communication, even if timely filed,	ely filed  will be considered timely. the mailing date of this communication.  (35 U.S.C. § 133).			
1)⊡	Responsive to communication(s) filed on 6/2/6	<u>03</u> .				
2a) <u></u> □	This action is <b>FINAL</b> . 2b)⊠ Thi	s action is non-final.				
3) 🗌 Disposition	Since this application is in condition for allowa closed in accordance with the practice under ton of Claims					
4)[	Claim(s) 1-5 and 7-12 is/are pending in the ap	plication.				
4	4a) Of the above claim(s) is/are withdraw	vn from consideration.				
5)	Claim(s) is/are allowed.					
6)[	Claım(s) <u>1-5 and 7-12</u> is/are rejected.					
7)	Claim(s) is/are objected to.					
8) 🗌	Claim(s) are subject to restriction and/or	election requirement.				
Application	on Papers					
9) 🗌 <b>T</b>	he specification is objected to by the Examiner	·,				
10) 🗌 T	he drawing(s) filed on is/are: a)□ accep	ted or b) objected to by the Exar	niner.			
	Applicant may not request that any objection to the	e drawing(s) be held in abeyance. Se	ee 37 CFR 1.85(a).			
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.						
_	If approved, corrected drawings are required in rep	•				
12)∐ T	he oath or declaration is objected to by the Exa	aminer.				
Priority u	nder 35 U.S.C. §§ 119 and 120					
13)[-	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)	)-(d) or (f).			
a)[	☐ All b) ☑ Some * c) ☐ None of:					
	<ol> <li>Certified copies of the priority documents</li> </ol>	s have been received.				
	<ol><li>Certified copies of the priority documents</li></ol>	s have been received in Application	on No			
	<ol> <li>Copies of the certified copies of the prior application from the International Bur ee the attached detailed Office action for a list</li> </ol>	eau (PCT Rule 17.2(a)).	<del>-</del>			
14)∐ A	cknowledgment is made of a claim for domestic	priority under 35 U.S.C. § 119(e	e) (to a provisional application).			
·	☐ The translation of the foreign language procknowledgment is made of a claim for domesti					
Attachment	(s)					
2) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal F	(PTO-413) Paper No(s) Patent Application (PTO-152)			
S. Patent and Tra	demark Office					

Art Unit: 2829

## **DETAILED ACTION**

- 1) Claims 1-5 and 7-12 remain for examination.
- 2) The rejection under 35 U.S.C. 103(a) as being unpatentable over Toshishige (01-316024) in view of Yamamura ('019) and Rosenthal et al ('521) for claims 1-5 dated on 3/14/03 is withdrawn.
  - 3) A new rejection ground is given as follows.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1 -5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Toshishige (01-316024) in view of Rosenthal et al ('521).
- 2. With respect to claim 1, Toshishige (01-316024) expressly teach an apparatus (see fig 1) for testing a semiconductor integrated circuit as claimed, comprising:

A test circuit board (1) constructed so as to exchange a signal with a semiconductor integrated circuit (2, 3, and 6) under test, the semiconductor integrated circuit (2) including an analog-to-digital converter circuit or (6) a digital-to-analog converter circuit (3);

A test ancillary device (8, 6, 9, 11, 13 and 10) disposed in the vicinity of test circuit board (1) including data memory (11) for storing digital test data


Art Unit: 2829

output from the analog-to-digital converter circuit (6) or digital test data produced by converting analog test data output from the digital-to-analog converter circuit (3), and an analysis section (10) for analyzing the digital data stored in the data memory (11).

Toshishige (01-316024) does not teach that his data memory (11) is divided into two memory sections such that, when digital test data is stored in one memory section, digital test data previously stored in the other memory section is loaded for analysis purpose.

Rosenthal et al ('521) disclose mixed-signal tester architecture of the IXD7232 board (fig 4, below and col. 7, lines 14-15) and particularly teach multibank capture memory which is divided into two memory sections (MEM A 460, MEM B 465) for storing test data such that, when digital test data is stored in one memory section (460), digital test data previously stored in the other memory section (465) is loaded for analysis purpose (see Abstract, last 6 lines, and col. 7, lines 33-39).

Art Unit: 2829



It would have been obvious to one ordinary skill in the art at the time the invention was made to incorporate the teaching of Rosenthal et al ('521)' multi-bank capture memory into Toshishige (01-316024)' apparatus to make Toshishige (01-316024)'s data memory (11) including two memory sections for the purpose of speeding the test process as disclosed by Rosenthal et al ('521) (see abstract, last 2 lines).

3. With respect to claims 2 and 5, Rosenthal et al ('521)' teach first and second memory devices (460 and 465) which respectively include the first and second memory sections (multi-banks).

Art Unit: 2829

4. With respect to claims 3-4, Rosenthal et al ('521)' teach memory input and output changeover means (455) for performing a changeover operation on the test ancillary device memory (460, 465).

5. Claims 7 and 10-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Toshishige (01-316024) in view of Rosenthal et al ('521).

With respect to claim 7, Toshishige (01-316024) expressly teach a method for testing a semiconductor integrated circuit (2, 3 6) including at least one of an analog-to-digital converter circuit (6) and a digital-to-analog converter circuit (3). Toshishige (01-316024) 's method uses a test circuit board (1) configured to exchange one or more signals with the semiconductor integrated circuit (2) and a test ancillary device (8, 9, 11, 12,13 and 10) which is coupled to the test circuit board (1) and includes a memory (11) as claimed, comprising:

Storing first digital test data (9) derived from the semiconductor integrated circuit (2) in the data memory (11) (see Toshishige (01-316024) PURPOSE: "storing the result sequentially to a storage element") while proving second digital test data (13) derived from the semiconductor integrated circuit (2) and data previously stored in the data memory (11) to an analysis device (10) for analyzing the digital data stored in the data memory (11), wherein the first and second digital test data are one of output from an analog-to-digital converter circuit (6) or digital test data produced by converting analog test data output from the digital-to-analog converter circuit (3).

Art Unit: 2829

Toshishige (01-316024) does not teach to store the <u>first digital test data</u> in the <u>first memory section</u> and <u>data previously stored</u> in <u>second memory section</u>.

Rosenthal et al ('521) disclose mixed-signal tester architecture of the IXD7232 board (fig 4, below and col. 7, lines 14-15) comprising multi-bank capture memory for storing test data and particularly teach the method when digital test data is stored in one memory section (460), digital test data previously stored in the other memory section (465) is loaded for analysis purpose (see Abstract, last 6 lines, and col. 7, lines 33-39).

It would have been obvious to one ordinary skill in the art at the time the invention was made to incorporate the teaching of Rosenthal et al ('521)' method that allows data be written into one memory bank while previously-written data in another memory bank is processed into Toshishige (01-316024)' method so to modify Toshishige (01-316024)'s memory 11 with first and second memory sections for the purpose of speeding the test process as disclosed by Rosenthal et al ('521) (see abstract, last two lines).

6. With respect to claim 10, Toshishige (01-316024)' teach to provide a source digital signal (7) to the semiconductor integrated circuit (2), wherein the test data stored in the test ancillary device memory (11) is derived from the digital-to-analog converter circuit (3) converting the source digital signal (7) to analog form.


Art Unit: 2829

7. With respect to claims 11-12, Rosenthal et al ('521)' teach memory input and output changeover means (455) for performing a changeover operation on the test ancillary device memory (460, 465).

8. Claims 8-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Toshishige (01-316024) in view of Rosenthal et al ('521) as applied to claim 7 above, and further in view of Coggins et al ('365).

Toshishige (01-316024) in view Rosenthal et al ('521) do not teach to provide a source analog signal to semiconductor integrated circuit (2).

Coggins et al ('365) disclose a diagnostic apparatus for testing an analog circuit (see Fig 2) below and specifically teach that his semiconductor integrated circuit (15) includes both an analog-to-digital converter circuit (22) and digital –to-analog converter circuit (27), a source analog signal (see col.3, line 25) to the semiconductor integrated circuit (15).



Art Unit: 2829

It would have been obvious to one ordinary skill in the art at the time the invention was made to incorporate the teaching of Coggins et al's ('365) analog-to-digital converter circuit and digital-to-analog converter circuit into Tooshishige (01-316024)' apparatus for the purpose of proviflexibility to perform various complex tests as disclosed by Coggins et al ('365) (see col. 2, lins 45-46).

- 9. Applicant's arguments with respect to claims 1 and 7 have been considered but are moot in view of the new ground(s) of rejection.
- 10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Emily Y chan whose telephone number is 7033056123. The examiner can normally be reached on 8:30-5:30.
- 11. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Cuneo, Kammie can be reached on 7033081233. The fax phone numbers for the organization where this application or proceeding is assigned are 7033085841 for regular communications and 7033085841 for After Final communications.
- 12. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 7022056123.

ec July 23, 2003